loading...
Obtaining High Defect Coverage for Frequency-Dependent Defects in Complex ASICs
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2003.1232256September/October 2003 (vol. 20 no. 5) pp. 46-53
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Robert Madge, LSI Logic
Brady R. Benware, LSI Logic
W. Robert Daasch, Portland State University

Editor's note:
Structured delay tests have been around for years, but how effectively do they identify defective silicon, even at reduced frequency? How much overkill is associated with their use? The authors present data from industrial circuits aimed at these and other aspects of speed testing.
—Ken Butler, Texas Instruments

Citation:
Robert Madge, Brady R. Benware, W. Robert Daasch, "Obtaining High Defect Coverage for Frequency-Dependent Defects in Complex ASICs," IEEE Design and Test of Computers, vol. 20, no. 5, pp. 46-53, Sep./Oct. 2003, doi:10.1109/MDT.2003.1232256
Usage of this product signifies your acceptance of the Terms of Use.