loading...
Design Space Exploration for Real-Time Embedded Stream Processors
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2004.25July/August 2004 (vol. 24 no. 4) pp. 54-66
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sridhar Rajagopal, WiQuest Communications
Joseph R. Cavallaro, Rice University
Scott Rixner, Rice University
This tool explores tradeoffs between organization and number of ALUs and clock frequency in a stream processor. The tool provides candidate low-power configurations and estimates of their real-time performance. The tool relates instruction-level, subword, and data parallelism to functional units' organization and utilization. The exploration methodology is applicable to all embedded-processor designs in signal and media processing.
Citation:
Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner, "Design Space Exploration for Real-Time Embedded Stream Processors," IEEE Micro, vol. 24, no. 4, pp. 54-66, July/Aug. 2004, doi:10.1109/MM.2004.25
Usage of this product signifies your acceptance of the Terms of Use.