The SNAP Project: Towards Sub-Nanosecond Arithmetic

Bath, England July 19-July 21

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/ARITH.1995.465374

12th IEEE Symposium on Computer Arith ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by M. J. Flynn Articles by K. Nowka Articles by G. Bewick Articles by E. Schwarz Articles by N. Quach

	ASCII Text	x
	M. J. Flynn, K. Nowka, G. Bewick, E. Schwarz, N. Quach, "The SNAP Project: Towards Sub-Nanosecond Arithmetic," Computer Arithmetic, IEEE Symposium on, pp. 75, 12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95), 1995.

	BibTex	x
	@article{ 10.1109/ARITH.1995.465374, author = {M. J. Flynn and K. Nowka and G. Bewick and E. Schwarz and N. Quach}, title = {The SNAP Project: Towards Sub-Nanosecond Arithmetic}, journal ={Computer Arithmetic, IEEE Symposium on}, volume = {0}, year = {1995}, issn = {1063-6889}, pages = {75}, doi = {http://doi.ieeecomputersociety.org/10.1109/ARITH.1995.465374}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Arithmetic, IEEE Symposium on TI - The SNAP Project: Towards Sub-Nanosecond Arithmetic SN - 1063-6889 SP EP A1 - M. J. Flynn, A1 - K. Nowka, A1 - G. Bewick, A1 - E. Schwarz, A1 - N. Quach, PY - 1995 KW - computer arithmetic KW - wave pipelining KW - floating-point arithmetic KW - floating-point addition KW - floating-point multiplication VL - 0 JA - Computer Arithmetic, IEEE Symposium on ER -

M. J. Flynn, Stanford University

K. Nowka, Stanford University

G. Bewick, Stanford University

E. Schwarz, Stanford University

N. Quach, Stanford University

SNAP - the Stanford subnanosecond arithmetic processor - is an interdisciplinary effort to develop theory, tools, and technology for realizing an arithmetic processor with execution rates under 1 ns. Specific improvements in clocking methods, floating-point addition algorithms, floating-point multiplication algorithms, division and higher-level function algorithms, design tools, and packaging technology were studied. These improvements have been demonstrated in the implementation of several VLSI designs.

Index Terms:

computer arithmetic, wave pipelining, floating-point arithmetic, floating-point addition, floating-point multiplication

Citation:

M. J. Flynn, K. Nowka, G. Bewick, E. Schwarz, N. Quach, "The SNAP Project: Towards Sub-Nanosecond Arithmetic," arith, pp.75, 12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95), 1995

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.