loading...
Efficient VLSI Implementation of Modulo (2^n=B11) Addition and Multiplication
Adelaide, Australia April 14-April 16
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ARITH.1999.76284114th IEEE Symposium on Computer Arith ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Index Terms:
Modulo (2^n=B11) adders and multipliers, end-around-carry parallel-prefix adders, computer arithmetic, VLSI circuits, RNS, IDEA cipher, cryptography
Citation:
Reto Zimmermann, "Efficient VLSI Implementation of Modulo (2^n=B11) Addition and Multiplication," arith, pp.158, 14th IEEE Symposium on Computer Arithmetic (ARITH-14 '99), 1999
Usage of this product signifies your acceptance of the Terms of Use.