loading...
Hades-towards the design of an asynchronous superscalar processor
London, England May 30-May 31
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/WCADM.1995.514657Second Working Conference on Asynchro ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
C.J. Elston, Div. of Comput. Sci., Hertfordshire Univ., Hatfield, UK
D.B. Christianson, Div. of Comput. Sci., Hertfordshire Univ., Hatfield, UK
P.A. Findlay, Div. of Comput. Sci., Hertfordshire Univ., Hatfield, UK
G.B. Steven, Div. of Comput. Sci., Hertfordshire Univ., Hatfield, UK
This paper uses Hades, a generic processor architecture aimed at single and multiple-instruction-issue asynchronous implementations, to illustrate some of the difficulties encountered in asynchronous processor design. Particular emphasis is placed on a decoupled operand forwarding mechanism which allows the last result of each functional unit to be forwarded to following instructions, yet completely separates forwarding from the register writeback operation.
Index Terms:
computer architecture; logic design; asynchronous superscalar processor; Hades; generic processor architecture; asynchronous processor design; decoupled operand forwarding; register writeback
Citation:
C.J. Elston, D.B. Christianson, P.A. Findlay, G.B. Steven, "Hades-towards the design of an asynchronous superscalar processor," async, pp.200, Second Working Conference on Asynchronous Design Methodologies, 1995
Usage of this product signifies your acceptance of the Terms of Use.