loading...
A Self-Timed Implementation of Boolean Functions
Barcelona, Spain April 19-April 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASYNC.1999.761538Fifth International Symposium on Adva ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Märt Saarepera, Tomohiro Yoneda, "A Self-Timed Implementation of Boolean Functions," Asynchronous Circuits and Systems, International Symposium on, pp. 243, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999.
 
 
BibTex
x
 
@article{ 10.1109/ASYNC.1999.761538,
author = {Märt Saarepera and Tomohiro Yoneda},
title = {A Self-Timed Implementation of Boolean Functions},
journal ={Asynchronous Circuits and Systems, International Symposium on},
volume = {0},
year = {1999},
issn = {1522-8681},
pages = {243},
doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.1999.761538},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Asynchronous Circuits and Systems, International Symposium on
TI - A Self-Timed Implementation of Boolean Functions
SN - 1522-8681
SP
EP
A1 - Märt Saarepera,
A1 - Tomohiro Yoneda,
PY - 1999
VL - 0
JA - Asynchronous Circuits and Systems, International Symposium on
ER -
 
Märt Saarepera, Tokyo Institute of Technology
Tomohiro Yoneda, Tokyo Institute of Technology
In this paper, we discuss Three-Rail coded 2-phase signaling self-timed implementation of Boolean functions by feedback-free gate networks. Delays in operating Three-Rail gates and signals associated with inputs and outputs of gates are assumed to be arbitrary but finite. We implement some Three-Rail gates by binary Boolean gates. In implemented Three-Rail gates we assume isochronic forks or equipotential regions. We show that Three-Rail gates are the smallest gates, such that the feedback-free gate networks are self-timed under 2-phase protocol. Designing Three-Rail feedback- free gate networks is as hard as designing corresponding synchronous feedback-free gate networks.
Citation:
Märt Saarepera, Tomohiro Yoneda, "A Self-Timed Implementation of Boolean Functions," async, pp.243, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.