loading...
A Dual-Mode Synchronous/Asynchronous CORDIC Processor
Manchester, United Kingdom April 08-April 11
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASYNC.2002.1000298Eighth International Symposium on Asy ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Eckhard Grass, Koushik Maharatna, Bodhisatya Sarker, "A Dual-Mode Synchronous/Asynchronous CORDIC Processor," Asynchronous Circuits and Systems, International Symposium on, pp. 76, Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/ASYNC.2002.1000298,
author = {Eckhard Grass and Koushik Maharatna and Bodhisatya Sarker},
title = {A Dual-Mode Synchronous/Asynchronous CORDIC Processor},
journal ={Asynchronous Circuits and Systems, International Symposium on},
volume = {0},
year = {2002},
issn = {1522-8681},
pages = {76},
doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.2002.1000298},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Asynchronous Circuits and Systems, International Symposium on
TI - A Dual-Mode Synchronous/Asynchronous CORDIC Processor
SN - 1522-8681
SP
EP
A1 - Eckhard Grass,
A1 - Koushik Maharatna,
A1 - Bodhisatya Sarker,
PY - 2002
KW - CORDIC processor
KW - asynchronous
KW - self-timed
KW - synchronous
KW - dual-mode
VL - 0
JA - Asynchronous Circuits and Systems, International Symposium on
ER -
 
For application in a software defined radio a CORDIC processor has been developed that can operate both in synchronous and asynchronous mode. Each mode of operation has advantages and drawbacks. Depending on the actual application, an optimal trade-off can be achieved by selecting the mode of operation that fits best with system demands. We believe that for a system developer this additional degree of freedom significantly increases the application space. The design has been implemented on a 0.25 micrometer SiGe:C BiCMOS process. Simulation results using post-layout extracted parameters indicate that the design is competitive both with purely synchronous and purely asynchronous implementations.
Index Terms:
CORDIC processor, asynchronous, self-timed, synchronous, dual-mode
Citation:
Eckhard Grass, Koushik Maharatna, Bodhisatya Sarker, "A Dual-Mode Synchronous/Asynchronous CORDIC Processor," async, pp.76, Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.