loading...
Hierarchical Test Generation with Built-In Fault Diagnosis
Hsinchu, TAIWAN November 20-November 22
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.1996.555130Fifth Asian Test Symposium (ATS'96)
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Dirk Stroobandt, University of Ghent
Jan Van Campenhout, University of Ghent
A hierarchical test generation method is presented that uses the inherent hierarchical structure of the circuit under test and takes fault diagnosability into account right from the start. An efficient test compaction method leads to a very compact test set, while retaining a maximum of diagnostic power and a 100% fault coverage for non-fanout circuits. An extension for fanout circuits is also presented.
Index Terms:
Hierarchical Test Pattern Generation, Fault Diagnosis, Test Compaction.
Citation:
Dirk Stroobandt, Jan Van Campenhout, "Hierarchical Test Generation with Built-In Fault Diagnosis," ats, pp.22, Fifth Asian Test Symposium (ATS'96), 1996
Usage of this product signifies your acceptance of the Terms of Use.