loading...
Realistic Linked Memory Cell Array Faults
Hsinchu, TAIWAN November 20-November 22
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.1996.555157Fifth Asian Test Symposium (ATS'96)
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A.J. van de Goor, Delft University of Technology
G.N. Gaydadjiev, Delft University of Technology
The problem of designing memory tests is to establish a relevant set of fault models only consisting of those faults which are shown to be possible to occur in practice. Thereafter, it is a challenge to the test designer to design an optimum test covering the faults of the established fault models. A new fault model, the disturb fault model, is introduced. The notation of linked faults is established and it is shown that march tests can only detect a subset of all linked faults. Thereafter, the universe of linked faults is reduced to the set of realistic linked faults. Last, the effectiveness of the realistic linked fault model is shown via new tests with a higher fault coverage and a shorter test length.
Citation:
A.J. van de Goor, G.N. Gaydadjiev, "Realistic Linked Memory Cell Array Faults," ats, pp.183, Fifth Asian Test Symposium (ATS'96), 1996
Usage of this product signifies your acceptance of the Terms of Use.