loading...
Configuring Arithmetic Pattern Generators and Response Compactors from the RT-Modules of a Circuit
Singapore December 02-December 04
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.1998.741571Seventh Asian Test Symposium (ATS'98)
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
In recent years, accumulators have been shown to be efficient pattern generators and response compactors for built-in self-test. Many circuits contain modules which can be configured as accumulators just by controlling these modules adequately. This paper presents algorithms that find all possible accumulator configurations in a circuit and optimize the control of the accumulators for fast test application or inexpensive test control implementation.
Citation:
Frank Mayer, Albrecht P. Stroele, "Configuring Arithmetic Pattern Generators and Response Compactors from the RT-Modules of a Circuit," ats, pp.15, Seventh Asian Test Symposium (ATS'98), 1998
Usage of this product signifies your acceptance of the Terms of Use.