M.L. Flottes, Laboratoire d'Informatique, de Robotique et de Micro?lectronique de Montpellier
R. Pires, Laboratoire d'Informatique, de Robotique et de Micro?lectronique de Montpellier
B. Rouzeyre, Laboratoire d'Informatique, de Robotique et de Micro?lectronique de Montpellier
This paper presents a method to carry out the register allocation phase of High Level Synthesis with testability considerations. Testability problems are identified and eliminated during this step turning testability/area trade-off to account. It allows to decrease the cost related to the application of low-level DFT techniques.
Citation:
M.L. Flottes, R. Pires, B. Rouzeyre, "Alleviating DFT Cost Using Testability Driven HLS," ats, pp.46, Seventh Asian Test Symposium (ATS'98), 1998