loading...
Fault Characterization of Low Capacitance Full-Swing BiCMOS Logic Circuits
Singapore December 02-December 04
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.1998.741601Seventh Asian Test Symposium (ATS'98)
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
S.M. Aziz, Bangladesh University of Engineering &Technology
J. Kamruzzaman, Bangladesh University of Engineering &Technology
Analysis of testability of a class of low capacitance full-swing BiCMOS logic circuits is presented in this paper. It is shown that the stuck-open faults in the bipolar drivers of these circuits are masked by the additional MOS devices used to obtain full output logic swing. However, the stuck-open faults in the MOS devices are detectable by two-pattern tests as in standard CMOS. All single stuck-on faults result in significant increment in IDDQ when sensitized. Therefore, like static CMOS, these faults can be detected by IDDQ testing.
Citation:
S.M. Aziz, J. Kamruzzaman, "Fault Characterization of Low Capacitance Full-Swing BiCMOS Logic Circuits," ats, pp.119, Seventh Asian Test Symposium (ATS'98), 1998
Usage of this product signifies your acceptance of the Terms of Use.