This paper presents an approach for testing word- oriented multi-port memories. Fault models for such memories are given based on fault models for bit- oriented multi-port memories. A distinction between intra-word faults and inter-word faults is made. A systematic way of converting bit-oriented multi-port memory tests into word-oriented multi-port memory tests is presented.