loading...
Optimal System-on-Chip Test Scheduling
Xi?an, China November 16-November 19
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.2003.125082812th Asian Test Symposium (ATS'03)
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Erik Larsson, Link?pings Universitet and Nara Institute of Science and Technology
Hideo Fujiwara, Nara Institute of Science and Technology
In this paper, we show that the scheduling of tests on the test access mechanism (TAM) is equivalent to independent job scheduling on identical machines and we make use of an existing preemptive scheduling algorithm to produce an optimal solution in linear time. We extend the algorithm to handle (1) test conflicts due to interconnection tests and (2) cases when a test limits an optimal usage of the TAM by using reconfigurable core test wrappers. Our extensions preserve the production of an optimal solution in respect to test time and minimizes the number of wrapper configurations as well as the TAM usage at each core, which implicitly minimizes the TAM routing. Experiments with our implementation shows its efficiency in comparison with previous approaches.
Citation:
Erik Larsson, Hideo Fujiwara, "Optimal System-on-Chip Test Scheduling," ats, pp.306, 12th Asian Test Symposium (ATS'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.