FPGA Implementation of 4 Samples DWT Based on the Model of Pyramidal Structural Data Coding

Wuhan, China September 14-September 16

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/CIT.2004.1357296

Fourth International Conference on Co ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Zhenxing Zhang Articles by Jicheng Hu

	ASCII Text	x
	Zhenxing Zhang, Jicheng Hu, "FPGA Implementation of 4 Samples DWT Based on the Model of Pyramidal Structural Data Coding," Computer and Information Technology, International Conference on, pp. 819-823, Fourth International Conference on Computer and Information Technology (CIT'04), 2004.

	BibTex	x
	@article{ 10.1109/CIT.2004.1357296, author = {Zhenxing Zhang and Jicheng Hu}, title = {FPGA Implementation of 4 Samples DWT Based on the Model of Pyramidal Structural Data Coding}, journal ={Computer and Information Technology, International Conference on}, volume = {0}, year = {2004}, isbn = {0-7695-2216-5}, pages = {819-823}, doi = {http://doi.ieeecomputersociety.org/10.1109/CIT.2004.1357296}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer and Information Technology, International Conference on TI - FPGA Implementation of 4 Samples DWT Based on the Model of Pyramidal Structural Data Coding SN - 0-7695-2216-5 SP819 EP823 A1 - Zhenxing Zhang, A1 - Jicheng Hu, PY - 2004 KW - DWT KW - filter KW - pyramid KW - bit-moving KW - VHDL simulation VL - 0 JA - Computer and Information Technology, International Conference on ER -

Zhenxing Zhang, Wuhan University

Jicheng Hu, Wuhan University

In this paper, fast algorithm for discrete wavelet transform is analyzed, a signal processing model based on pyramidal structural data coding is described, and an implementation architecture of 4 samples DWT for both decomposition and reconstruction is proposed, in which we put only one filter into use. With the multiplier reuse method and techniques such as bit-moving, basic operation, by the language VHDL on the platform of MAXPLUS .., FPGA simulation and implementation for this architecture are fulfilled. Numerical experiments show that our result can decompose a four-sample discrete signal sequence and then reconstruct it successfully.

Index Terms:

DWT, filter, pyramid, bit-moving, VHDL simulation

Citation:

Zhenxing Zhang, Jicheng Hu, "FPGA Implementation of 4 Samples DWT Based on the Model of Pyramidal Structural Data Coding," cit, pp.819-823, Fourth International Conference on Computer and Information Technology (CIT'04), 2004

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.