Hardware Software Partitioning with Integrated Hardware Design Space Exploration

Paris, France February 23-February 26

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655833

Design Automation and Test in Europe ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Vinoo Srinivasan Articles by Shankar Radhakrishnan Articles by Ranga Vemuri

	ASCII Text	x
	Vinoo Srinivasan, Shankar Radhakrishnan, Ranga Vemuri, "Hardware Software Partitioning with Integrated Hardware Design Space Exploration," Design, Automation and Test in Europe Conference and Exhibition, pp. 28, Design Automation and Test in Europe (DATE '98), 1998.

	BibTex	x
	@article{ 10.1109/DATE.1998.655833, author = {Vinoo Srinivasan and Shankar Radhakrishnan and Ranga Vemuri}, title = {Hardware Software Partitioning with Integrated Hardware Design Space Exploration}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {0}, year = {1998}, isbn = {0-8186-8359-7}, pages = {28}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655833}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - Hardware Software Partitioning with Integrated Hardware Design Space Exploration SN - 0-8186-8359-7 SP EP A1 - Vinoo Srinivasan, A1 - Shankar Radhakrishnan, A1 - Ranga Vemuri, PY - 1998 KW - Hadware/Software Partitioning KW - Genetic Algorithms KW - Design Space Exploration KW - Codesign VL - 0 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

Vinoo Srinivasan, University of Cincinnati

Shankar Radhakrishnan, University of Cincinnati

Ranga Vemuri, University of Cincinnati

This paper presents an integrated approach to hardware software partitioning and hardware design space exploration. We propose a genetic algorithm which performs hardware software partitioning on a task graph while simultaneously contemplating various design alternatives for tasks mapped to hardware. We primarily deal with data dominated designs typically found in digital signal processing and image processing applications. A detailed description of various genetic operators is presented. We provide results to illustrate the effectiveness of our integrated methodology.

Index Terms:

Hadware/Software Partitioning, Genetic Algorithms, Design Space Exploration, Codesign

Citation:

Vinoo Srinivasan, Shankar Radhakrishnan, Ranga Vemuri, "Hardware Software Partitioning with Integrated Hardware Design Space Exploration," date, pp.28, Design Automation and Test in Europe (DATE '98), 1998

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.