loading...
Efficient 3D Modelling for Extraction of Interconnect Capacitances in Deep Submicron Dense Layouts
Munich, Germany March 09-March 12
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761185Design, Automation and Test in Europe ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
This paper introduces a set of analytical formulations for 3D modelling of inter-layer capacitances. Efficiency and accuracy are both guaranteed by the process characterization approach. Analytical modelling of interconnect capacitances is then demonstrated to be an helpful alternative to lookup tables or numerical simulations.
Citation:
A. Toulouse, D. Bernard, C. Landrault, P. Nouet, "Efficient 3D Modelling for Extraction of Interconnect Capacitances in Deep Submicron Dense Layouts," date, pp.576, Design, Automation and Test in Europe (DATE '99), 1999
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions