loading...
CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip
Paris, France March 27-March 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840030Design, Automation and Test in Europe ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Mounir Benabdenebi, LIP6 Laboratory
Walid Maroufi, LIP6 Laboratory
Meryem Marzouki, LIP6 Laboratory
This paper describes CAS-BUS, a P1500 compatible Test Access Mechanism for Systems on a Chip. The TAM architecture is made up of a Core Access Switch (CAS) and a test bus. The TAM characteristics are its flexibility, scalability and reconfigurability. A CAS generator has been developed, and some results are provided in the paper.
Citation:
Mounir Benabdenebi, Walid Maroufi, Meryem Marzouki, "CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip," date, pp.141, Design, Automation and Test in Europe (DATE '00), 2000
Usage of this product signifies your acceptance of the Terms of Use.