loading...
Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing
Paris, France March 27-March 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840036Design, Automation and Test in Europe ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
U. Girola, A. Picciriello, D. Vincenzoni, "Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing," Design, Automation and Test in Europe Conference and Exhibition, pp. 181, Design, Automation and Test in Europe (DATE '00), 2000.
 
 
BibTex
x
 
@article{ 10.1109/DATE.2000.840036,
author = {U. Girola and A. Picciriello and D. Vincenzoni},
title = {Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing},
journal ={Design, Automation and Test in Europe Conference and Exhibition},
volume = {0},
year = {2000},
issn = {1530-1591},
pages = {181},
doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840036},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Design, Automation and Test in Europe Conference and Exhibition
TI - Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing
SN - 1530-1591
SP
EP
A1 - U. Girola,
A1 - A. Picciriello,
A1 - D. Vincenzoni,
PY - 2000
VL - 0
JA - Design, Automation and Test in Europe Conference and Exhibition
ER -
 
U. Girola, SIEMENS ICN S.p.A.
A. Picciriello, SIEMENS ICN S.p.A.
D. Vincenzoni, SIEMENS ICN S.p.A.
This paper presents a single chip implementation of a space-time algorithm for co-channel interference (CCI) and inter-symbol interference (ISI) reduction in GSM/DCS systems. The temporal channel for the Viterbi receiver and the beam-former weights for the CCI rejection are estimated jointly by optimizing a suitable cost function for separable space-time channels. By taking into account nowadays integration capabilities provided by FPGA (Field Programmable Gate Array), it is demonstrated the feasibility of a single chip JSTE solution based on three processor architecture for carrier beam-forming, equalization and demodulation.
Citation:
U. Girola, A. Picciriello, D. Vincenzoni, "Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing," date, pp.181, Design, Automation and Test in Europe (DATE '00), 2000
Usage of this product signifies your acceptance of the Terms of Use.