loading...
Parametric Fault Simulation and Test Vector Generation
Paris, France March 27-March 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840855Design, Automation and Test in Europe ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Khaled Saab, Fluence Technology
Naim Ben-Hamida, Fluence Technology
Bozena Kaminska, Fluence Technology
Process variation has forever been the major fail cause of analog circuit where small deviations in component values cause large deviations in the measured output parameters. This paper presents a new approach for parametric fault simulation and test vector generation. The proposed approach utilizes the process information and the sensitivity of the circuit principal components in order to generate statistical models of the fault-free and the faulty circuit. The obtained information is then used as a measurement to quantify the testability of the circuit. This approach extended by hard fault testing has been implemented as automated tool set for IC testing called FaultMaxx and TestMaxx.
Citation:
Khaled Saab, Naim Ben-Hamida, Bozena Kaminska, "Parametric Fault Simulation and Test Vector Generation," date, pp.650, Design, Automation and Test in Europe (DATE '00), 2000
Usage of this product signifies your acceptance of the Terms of Use.