loading...
Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter
Paris, France March 04-March 08
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2002.9982982002 Design, Automation and Test in E ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
J. Vandenbussche, E. Lauwers, K. Uyttenhove, M. Steyaert, G. Gielen, "Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter," Design, Automation and Test in Europe Conference and Exhibition, pp. 0357, 2002 Design, Automation and Test in Europe Conference and Exhibition (DATE'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/DATE.2002.998298,
author = {J. Vandenbussche and E. Lauwers and K. Uyttenhove and M. Steyaert and G. Gielen},
title = {Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter},
journal ={Design, Automation and Test in Europe Conference and Exhibition},
volume = {0},
year = {2002},
isbn = {0-7695-1471-5},
pages = {0357},
doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2002.998298},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Design, Automation and Test in Europe Conference and Exhibition
TI - Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter
SN - 0-7695-1471-5
SP
EP
A1 - J. Vandenbussche,
A1 - E. Lauwers,
A1 - K. Uyttenhove,
A1 - M. Steyaert,
A1 - G. Gielen,
PY - 2002
VL - 0
JA - Design, Automation and Test in Europe Conference and Exhibition
ER -
 
The systematic design of a high-speed, high-accuracy Nyquist A/D converter is proposed. The presented design methodology covers the complete flow and is supported by software tools. A generic behavioral model is used to explore the A/D converter?s specifications during high-level design and exploration. The inputs are the specifications of the A/D converter and the technology process. The result is a generated layout and the corresponding extracted behavioral model. The approach has been applied to a real-life test case, where a Nyquist-rate 8-bit 200MS/s 4-2 interpolating A/D converter was developed for a WLAN application.
Citation:
J. Vandenbussche, E. Lauwers, K. Uyttenhove, M. Steyaert, G. Gielen, "Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter," date, pp.0357, 2002 Design, Automation and Test in Europe Conference and Exhibition (DATE'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.