loading...
On Modeling Cross-Talk Faults
Munich, Germany March 03-March 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10009Design, Automation and Test in Europe ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sujit T Zachariah, Intel Corporation
Yi-Shing Chang, Intel Corporation
Sandip Kundu, Intel Corporation
Chandra Tirumurti, Intel Corporation
Circuit marginality failures in high performance VLSI circuits are projected to increase due to shrinking process geometries and high frequency design techniques. Capacitive cross coupling between interconnects is known to be a prime contributor to such failures. In this paper, we present novel techniques to model and prioritize capacitive cross-talk faults. Experimental results are provided to show effectiveness of the proposed modeling technique on industrial circuits.
Citation:
Sujit T Zachariah, Yi-Shing Chang, Sandip Kundu, Chandra Tirumurti, "On Modeling Cross-Talk Faults," date, vol. 1, pp.10490, Design, Automation and Test in Europe Conference and Exhibition (DATE'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.