loading...
Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design
Munich, Germany March 03-March 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10159Design, Automation and Test in Europe ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Agnes Madalinski, University of Newcastle upon Tyne
Alex Bystrov, University of Newcastle upon Tyne
Victor Khomenko, University of Newcastle upon Tyne
Alex Yakovlev, University of Newcastle upon Tyne
Synthesis of asynchronous circuits from Signal Transition Graphs (STGs) involves resolving state coding conflicts. The refinement process is generally done automatically using heuristics and often produces sub-optimal solutions, which have to be corrected manually. This paper presents a framework for an interactive refinement process aimed to help the designer. It is based on the visualization of conflict cores, i.e., sets of transitions causing coding conflicts, which are represented at the level of finite and complete prefixes of STG unfoldings.
Citation:
Agnes Madalinski, Alex Bystrov, Victor Khomenko, Alex Yakovlev, "Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design," date, vol. 1, pp.10926, Design, Automation and Test in Europe Conference and Exhibition (DATE'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.