loading...
Formal Verification Coverage: Are the RTL-Properties Covering the Design?s Architectural Intent?
Paris, France February 16-February 20
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268922Design, Automation and Test in Europe ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Prasenjit Basu, Indian Institute of Technology at Kharagpur
Sayantan Das, Indian Institute of Technology at Kharagpur
Pallab Dasgupta, Indian Institute of Technology at Kharagpur
P.P. Chakrabarti, Indian Institute of Technology at Kharagpur
Chunduri Rama Mohan, Intel Corporation
Limor Fix, Intel Corporation
Citation:
Prasenjit Basu, Sayantan Das, Pallab Dasgupta, P.P. Chakrabarti, Chunduri Rama Mohan, Limor Fix, "Formal Verification Coverage: Are the RTL-Properties Covering the Design?s Architectural Intent?," date, vol. 1, pp.10668, Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions