loading...
SoC Test Scheduling with Power-Time Tradeoff and Hot Spot Avoidance
Paris, France February 16-February 20
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268942Design, Automation and Test in Europe ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
James Chin, University of Texas at Dallas
Mehrdad Nourani, University of Texas at Dallas
We present a test scheduling methodology for core-based system-on-chips that can avoid hot spots and allows tradeoff between physical power dissipation and overall test time. A mixed integer linear programming formulation is presented to globally perform the power-time tradeoff, satisfy constraints, and produce the SoC test schedule.
Citation:
James Chin, Mehrdad Nourani, "SoC Test Scheduling with Power-Time Tradeoff and Hot Spot Avoidance," date, vol. 1, pp.10710, Design, Automation and Test in Europe Conference and Exhibition Volume I (DATE'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.