On Using Test Vector Differences for Reducing Test Pin Numbers

Perth, Australia January 28-January 30

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/DELTA.2004.10018

Second IEEE International Workshop on ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Marie-Lise Flottes Articles by Regis Poirier Articles by Bruno Rouzeyre

	ASCII Text	x
	Marie-Lise Flottes, Regis Poirier, Bruno Rouzeyre, "On Using Test Vector Differences for Reducing Test Pin Numbers," Electronic Design, Test and Applications, IEEE International Workshop on, pp. 275, Second IEEE International Workshop on Electronic Design, Test and Applications, 2004.

	BibTex	x
	@article{ 10.1109/DELTA.2004.10018, author = {Marie-Lise Flottes and Regis Poirier and Bruno Rouzeyre}, title = {On Using Test Vector Differences for Reducing Test Pin Numbers}, journal ={Electronic Design, Test and Applications, IEEE International Workshop on}, volume = {0}, year = {2004}, isbn = {0-7695-2081-2}, pages = {275}, doi = {http://doi.ieeecomputersociety.org/10.1109/DELTA.2004.10018}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Electronic Design, Test and Applications, IEEE International Workshop on TI - On Using Test Vector Differences for Reducing Test Pin Numbers SN - 0-7695-2081-2 SP EP A1 - Marie-Lise Flottes, A1 - Regis Poirier, A1 - Bruno Rouzeyre, PY - 2004 KW - null VL - 0 JA - Electronic Design, Test and Applications, IEEE International Workshop on ER -

Marie-Lise Flottes, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier

Regis Poirier, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier

Bruno Rouzeyre, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier

We propose a method for reducing test data volume on System on Chip (SoC) architecture. This method reduces the required number of Automatic Test Equipment (ATE) output pins compared to the number of scan-in inputs on every core (horizontal compression). Compression and decompression are based on arithmetic operations and operators.

Citation:

Marie-Lise Flottes, Regis Poirier, Bruno Rouzeyre, "On Using Test Vector Differences for Reducing Test Pin Numbers," delta, pp.275, Second IEEE International Workshop on Electronic Design, Test and Applications, 2004

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.