loading...
A Scheduling and Partitioning Scheme for Low Power Circuit Operating at Multiple Voltages
Belek-Antalya, Turkey September 01-September 06
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2003.1231915Euromicro Symposium on Digital System ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ling Wang, University of Nevada, Las Vegas
Henry Selvaraj, University of Nevada, Las Vegas
In this paper, a scheme is presented to minimize power dissipation through scheduling and partitioning at the behavior level with resources operating at multiple voltages. The scheme uses partitioning to preserve locality in the assignment of operations to hardware units. Experimental results show that the proposed method can efficiently reduce power.
Citation:
Ling Wang, Henry Selvaraj, "A Scheduling and Partitioning Scheme for Low Power Circuit Operating at Multiple Voltages," dsd, pp.144, Euromicro Symposium on Digital Systems Design (DSD'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.