loading...
VSPEC Constraints Modeling and Evaluation
Nashville, Tennessee March 07-March 12
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ECBS.1999.755875IEEE Conference and Workshop on Engin ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Amitvikram Rajkhowa, The University of Cincinnati
Perry Alexander, The University of Cincinnati
Performance constraints play a key role in VLSI design. Performance constraints evaluation help in discovering requirements specification errors at an early stage in the design process when they are easy to fix. VSPEC is a requirements specification language for digital systems that contains a standard method for describing constraints. This paper presents a method of evaluating and verifying these constraints. Performance Description Language(PDL) is used for evaluation. The system is implemented within the ORBIT design environment.
Index Terms:
performance constraints evaluation, constraints verification
Citation:
Amitvikram Rajkhowa, Perry Alexander, "VSPEC Constraints Modeling and Evaluation," ecbs, pp.159, IEEE Conference and Workshop on Engineering of Computer-Based Systems, 1999
Usage of this product signifies your acceptance of the Terms of Use.