loading...
Scheduling Techniques for Reducing Leakage Power in Hard Real-Time Systems
Porto, Portugal July 02-July 04
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EMRTS.2003.121273315th Euromicro Conference on Real-Tim ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Yann-Hang Lee, Arizona State University
Krishna P Reddy, Arizona State University
C. M. Krishna, University of Massachusetts at Amherst
Modern embedded systems are often severely resourceconstrained. In current research, the reduction of dynamic power has been the focus. However with increased chip speed and density in submicron scale, the static (leakage) power consumption has become an increasingly significant fraction of the total. Indeed, a five-fold increase in leakage power per technology generation has been observed. At this pace, leakage power could soon equal dynamic power. In this paper we investigate scheduling policies to reduce leakage power in real-time systems. We show that with simple scheduling techniques, overall leakage energy can be reduced by an order of magnitude.
Citation:
Yann-Hang Lee, Krishna P Reddy, C. M. Krishna, "Scheduling Techniques for Reducing Leakage Power in Hard Real-Time Systems," ecrts, pp.105, 15th Euromicro Conference on Real-Time Systems (ECRTS'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.