Control unit design is the main problem in the design of digital systems. It is popular to use algorithmic state machine (ASM) to describe a behavior of a control unit. In this work, we present efficient techniques for minimization of the number of vertices in ASMs.