loading...
A New Method of Redundancy Addition for Circuit Optimization
Maastricht, The Netherlands September 05-September 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.2000.874630Proceedings of The 26th EUROMICRO Con ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
V. Ocheretnij, M. Goessel, Vl. Saposhnikov, V. Saposhnikov, "A New Method of Redundancy Addition for Circuit Optimization," EUROMICRO Conference, vol. 1, pp. 1172, Proceedings of The 26th EUROMICRO Conference (EUROMICRO'00) Volume I-Volume 1, 2000.
 
 
BibTex
x
 
@article{ 10.1109/EURMIC.2000.874630,
author = {V. Ocheretnij and M. Goessel and Vl. Saposhnikov and V. Saposhnikov},
title = {A New Method of Redundancy Addition for Circuit Optimization},
journal ={EUROMICRO Conference},
volume = {1},
year = {2000},
isbn = {0-7695-0780-8},
pages = {1172},
doi = {http://doi.ieeecomputersociety.org/10.1109/EURMIC.2000.874630},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - EUROMICRO Conference
TI - A New Method of Redundancy Addition for Circuit Optimization
SN - 0-7695-0780-8
SP
EP
A1 - V. Ocheretnij,
A1 - M. Goessel,
A1 - Vl. Saposhnikov,
A1 - V. Saposhnikov,
PY - 2000
VL - 1
JA - EUROMICRO Conference
ER -
 
V. Ocheretnij, University of Potsdam
M. Goessel, University of Potsdam
Vl. Saposhnikov, Railway Transportation State University
V. Saposhnikov, Railway Transportation State University
In this paper, a new method for the optimization of combinational circuits by use of redundancy addition is investigated. In a first step adding modulo 2 carefully selected input variables to a subset of the circuit outputs modifies the original circuit, and the modified circuit is optimized by the tool SIS. Then the same input variables are added modulo 2 a second time to the corresponding outputs to restore the functionality of the original circuit. The proposed method results in an average area reduction of 4.1% with respect to the optimized original circuit.
Citation:
V. Ocheretnij, M. Goessel, Vl. Saposhnikov, V. Saposhnikov, "A New Method of Redundancy Addition for Circuit Optimization," euromicro, vol. 1, pp.1172, Proceedings of The 26th EUROMICRO Conference (EUROMICRO'00) Volume I-Volume 1, 2000
Usage of this product signifies your acceptance of the Terms of Use.