loading...
Configuration Compression for the Xilinx XC6200 FPGA
Napa Valley, California April 15-April 17
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.1998.707891IEEE Symposium on FPGAs for Custom Co ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Scott Hauck, Northwestern University
Zhiyuan Li, Northwestern University
Eric Schwabe, Northwestern University
One of the major overheads in reconfigurable computing is the time it takes to reconfigure the devices in the system. This overhead limits the speedups possible in this exciting new paradigm. In this paper we explore one technique for reducing this overhead: the compression of configuration datastreams. We develop an algorithm, targeted to the decompression hardware imbedded in the Xilinx XC6200 series FPGA architecture, that can radically reduce the amount of data needed to transfer during reconfiguration. This results in an overall reduction of almost 4 in total bandwidth required for reconfiguration.
Citation:
Scott Hauck, Zhiyuan Li, Eric Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA," fccm, pp.138, IEEE Symposium on FPGAs for Custom Computing Machines, 1998
Usage of this product signifies your acceptance of the Terms of Use.