A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures

Napa Valley, California April 15-April 17

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/FPGA.1998.707899

IEEE Symposium on FPGAs for Custom Co ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Alexandre F. Tenca Articles by Milos D. Ercegovac

	ASCII Text	x
	Alexandre F. Tenca, Milos D. Ercegovac, "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 216, IEEE Symposium on FPGAs for Custom Computing Machines, 1998.

	BibTex	x
	@article{ 10.1109/FPGA.1998.707899, author = {Alexandre F. Tenca and Milos D. Ercegovac}, title = {A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {1998}, issn = {1082-3409}, pages = {216}, doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.1998.707899}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures SN - 1082-3409 SP EP A1 - Alexandre F. Tenca, A1 - Milos D. Ercegovac, PY - 1998 VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER -

Alexandre F. Tenca, Oregon State University

Milos D. Ercegovac, University of California at Los Angeles

This paper presents the organization of an arithmetic unit for variable long-precision (VLP) operands suitable for reconfigurable computing. The reconfigurable arithmetic coprocessor (RAC) cooperates with the host computer in the VLP tasks. The main design issues addressed in the paper are: (a) mapping of the most frequent and time consuming operations of the VLP arithmetic algorithms to RAC, and (b) design of VLP algorithms that allow reduced reconfiguration time between arithmetic operations. The VLP arithmetic algorithms proposed cover multiplication, division and square root. In this paper we present the main building blocks used in the VLP arithmetic circuits, show the similarities of each arithmetic operator and present area/time estimates of these circuits in Xilinx FPGAs.KEYWORD_LIST: long-precision, computer arithmetic, reconfigurable architecture

Citation:

Alexandre F. Tenca, Milos D. Ercegovac, "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures," fccm, pp.216, IEEE Symposium on FPGAs for Custom Computing Machines, 1998

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.