loading...
A Compact Fast Variable Key Size Elliptic Curve Cryptosystem Coprocessor
Napa California April 21-April 23
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.1999.803707Seventh Annual IEEE Symposium on Fiel ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Lijun Gao, University of Minnesota
Sarvesh Shrivastava, University of Minnesota
Hanho Lee, University of Minnesota
Gerald E. Sobelman, University of Minnesota
A compact fast elliptic curve cryptosystem coprocessor with variable key size is implemented with a Xilinx FPGA. This implementation utilizes the internal SRAM/registers of the FPGA and has the whole system implemented within a single FPGA chip. The compact design helps reduce the overhead and limitations associated with data transfer between FPGA and host, and thus leads to high performance. The experimental data shows that the carefully constructed hardware architecture is regular and has high CLB utilization.
Index Terms:
Elliptic curve cryptography, Scalar multiplication, Galois field, Reconfigurable hardware, FPGA, Coprocessor
Citation:
Lijun Gao, Sarvesh Shrivastava, Hanho Lee, Gerald E. Sobelman, "A Compact Fast Variable Key Size Elliptic Curve Cryptosystem Coprocessor," fccm, pp.304, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1999
Usage of this product signifies your acceptance of the Terms of Use.