loading...
System-Level Modelling and Implementation Technique for Run-Time Reconfigurable Systems
Napa, California September 22-September 24
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.2002.110669010th Annual IEEE Symposium on Field-P ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Tero Rissa, Milan Vasilko, Jarkko Niittylahti, "System-Level Modelling and Implementation Technique for Run-Time Reconfigurable Systems," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 295, 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/FPGA.2002.1106690,
author = {Tero Rissa and Milan Vasilko and Jarkko Niittylahti},
title = {System-Level Modelling and Implementation Technique for Run-Time Reconfigurable Systems},
journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on},
volume = {0},
year = {2002},
issn = {1082-3409},
pages = {295},
doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.2002.1106690},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
TI - System-Level Modelling and Implementation Technique for Run-Time Reconfigurable Systems
SN - 1082-3409
SP
EP
A1 - Tero Rissa,
A1 - Milan Vasilko,
A1 - Jarkko Niittylahti,
PY - 2002
KW - null
VL - 0
JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
ER -
 
Tero Rissa, Tampere University of Technology
Milan Vasilko, Bournemouth University
Jarkko Niittylahti, Tampere University of Technology
This paper presents a system-level approach for modelling and implementing hardware-software systems, which contain Run-Time Reconfigur able (RTR) hardware. The developed technique provides management and scheduling of RTR tasks from system-level simulations to synthesizable VHDL descriptions. The developed technique was implemented using OCAPI-xl — a system-level modelling and implementation tool based on C++ libraries. The proposed approach allows designers to explore the tradeoffs between implementation of system partitions in software, static hardware, and RTR hardware. After the system has been partitioned, an OCAPI-xl-based design flow can be utilized for implementation of all the system components.
Citation:
Tero Rissa, Milan Vasilko, Jarkko Niittylahti, "System-Level Modelling and Implementation Technique for Run-Time Reconfigurable Systems," fccm, pp.295, 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.