loading...
The Design of a Register Renaming Unit
Ann Arbor, Michigan March 04-March 06
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/GLSV.1999.757371Ninth Great Lakes Symposium on VLSI
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Benjamin Bishop, Pennsylvania State University
Thomas P. Kelliher, Pennsylvania State University
Mary Jane Irwin, Pennsylvania State University
Register renaming is often used to improve performance in many high-ILP processors. However, there is a lack of publications regarding register renaming hardware design. This paper presents a detailed look at one possible implementation of a register renaming unit, as well as some possible optimizations.
Citation:
Benjamin Bishop, Thomas P. Kelliher, Mary Jane Irwin, "The Design of a Register Renaming Unit," glsvlsi, pp.34, Ninth Great Lakes Symposium on VLSI, 1999
Usage of this product signifies your acceptance of the Terms of Use.