loading...
A Novel High-Speed Flip-Flop Circuit Using RTDs and HEMTs
Ann Arbor, Michigan March 04-March 06
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/GLSV.1999.757399Ninth Great Lakes Symposium on VLSI
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hideaki Matsuzaki, NTT System
Toshihiro Itoh, NTT System
Masafumi Yamamoto, NTT System
An RTD (resonant tunneling diode)-based flip-flop circuit with a new configuration is proposed. The circuit features an SCFL interface for both input and output, and achieves high-speed operation with a simplified configuration. The circuit consists of only two RTDs and three HEMTs, and works as a delayed flip-flop (D-FF) with return- to-zero (RZ) mode output. 50 Gbit/s operation is confirmed by SPICE simulation for the SCFL-interfaced D-FF with the proposed configuration. A static binary frequency divider (T-FF) is also designed based on the same concept. It is fabricated by InP-based RTD/HEMT integration technology, and its proper operation of up to 15 GHz is confirmed experimentally.
Citation:
Hideaki Matsuzaki, Toshihiro Itoh, Masafumi Yamamoto, "A Novel High-Speed Flip-Flop Circuit Using RTDs and HEMTs," glsvlsi, pp.154, Ninth Great Lakes Symposium on VLSI, 1999
Usage of this product signifies your acceptance of the Terms of Use.