loading...
Specifying and Verifying Systems with Multiple Clocks
San Jose, California October 13-October 15
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.12408722003 IEEE International Conference on ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Edmund M. Clarke, Carnegie Mellon University
Daniel Kroening, Carnegie Mellon University
Karen Yorav, Carnegie Mellon University
Multiple clock domains are a challenge for hardware specification and verification. We present a method for specifying the relations between multiple clocks, and for modeling the possible behaviors. We can then verify a hardware design assuming that the clocks meet these constraints. We implement our ideas in the context of SAT based Bounded Model Checking (BMC), using ANSI-C programs to specify the functional behavior of the design.
Citation:
Edmund M. Clarke, Daniel Kroening, Karen Yorav, "Specifying and Verifying Systems with Multiple Clocks," iccd, pp.48, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.