loading...
Low Power Adder with Adaptive Supply Voltage
San Jose, California October 13-October 15
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.12408802003 IEEE International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hiroaki Suzuki, Purdue University, West Lafayette
Woopyo Jeong, Purdue University, West Lafayette
Kaushik Roy, Purdue University, West Lafayette
Demands for the low power VLSI have been pushing the development of aggressive design methodologies to reduce the power consumption drastically. To meet the growing demand, we propose a low power adder, which adaptively selects supply voltages based on the input vector patterns. We prototyped a 32-bit Ripple Carry Adder and analyzed the power consumption and performance in details. Results show 29% improvement in power consumption over a conventional ripple carry adder with comparable performance.
Citation:
Hiroaki Suzuki, Woopyo Jeong, Kaushik Roy, "Low Power Adder with Adaptive Supply Voltage," iccd, pp.103, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.