loading...
Test Data Compression and Compaction for Embedded Test of Nanometer Technology Designs
San Jose, California October 13-October 15
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.12409152003 IEEE International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Janusz Rajski, Mentor Graphics Corporation
Jerzy Tyszer, Poznan University of Technology
In its first part, this paper examines various forms of embedded deterministic test with particular emphasis on input stimuli compression and test response compaction schemes. Subsequently, the Embedded Deterministic Test (EDT) scheme, which significantly reduces manufacturing test cost by providing a dramatic reduction in scan test data volume and scan test time, is discussed.
Citation:
Janusz Rajski, Jerzy Tyszer, "Test Data Compression and Compaction for Embedded Test of Nanometer Technology Designs," iccd, pp.331, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.