loading...
Low-Cost, On-Line Software-Based Self-Testing of Embedded Processor Cores
Kos Island, Greece July 07-July 09
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/OLT.2003.12143829th IEEE International On-Line Testin ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
G. Xenoulis, University of Piraeus, Greece
D. Gizopoulos, University of Piraeus, Greece
N. Kranitis, University of Athens, Greece
A. Paschalis, University of Athens, Greece
A comprehensive online test strategy requires both concurrent and non-concurrent fault detection capabilities to guarantee SoCs?s successful normal operation in-field at any level of its life cycle. While concurrent fault detection is mainly achieved by hardware or software redundancy, like duplication, non-concurrent fault detection, particularly useful for periodic testing, is usually achieved through hardware BIST.
Software-based self-test has been recently proposed as an effective alternative to hardware-based self-test allowing at-speed testing while eliminating area, performance and power consumption overheads.
In this paper we focus on the applicability of software-based self-test to non-concurrent on-line testing of embedded processor cores. Low-cost in-field testing requirements, particularly small test execution time and low power consumption guide the development of self-test routines. We show how self-test programs with a limited number of memory references and based on compact test routines provide an efficient low-cost on-line test strategy.
Citation:
G. Xenoulis, D. Gizopoulos, N. Kranitis, A. Paschalis, "Low-Cost, On-Line Software-Based Self-Testing of Embedded Processor Cores," iolts, pp.149, 9th IEEE International On-Line Testing Symposium, 2003
Usage of this product signifies your acceptance of the Terms of Use.