Automatic Insertion of Fault-Tolerant Structures at the RT Level

Taormina, Italy July 09-July 11

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/OLT.2001.937817

Seventh International On-Line Testing ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Luis Entrena Articles by Celia López Articles by Emilio Olías

	ASCII Text	x
	Luis Entrena, Celia López, Emilio Olías, "Automatic Insertion of Fault-Tolerant Structures at the RT Level," On-Line Testing Workshop, IEEE International, pp. 0048, Seventh International On-Line Testing Workshop, 2001.

	BibTex	x
	@article{ 10.1109/OLT.2001.937817, author = {Luis Entrena and Celia López and Emilio Olías}, title = {Automatic Insertion of Fault-Tolerant Structures at the RT Level}, journal ={On-Line Testing Workshop, IEEE International}, volume = {0}, year = {2001}, isbn = {0-7695-1290-9}, pages = {0048}, doi = {http://doi.ieeecomputersociety.org/10.1109/OLT.2001.937817}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - On-Line Testing Workshop, IEEE International TI - Automatic Insertion of Fault-Tolerant Structures at the RT Level SN - 0-7695-1290-9 SP EP A1 - Luis Entrena, A1 - Celia López, A1 - Emilio Olías, PY - 2001 VL - 0 JA - On-Line Testing Workshop, IEEE International ER -

Luis Entrena, Universidad Carlos III de Madrid

Celia López, Universidad Carlos III de Madrid

Emilio Olías, Universidad Carlos III de Madrid

Abstract: Historically, there has been a lack of CAD tools for the design of on-line testable circuits. As a consequence, the design of on-line testable circuits is currently being made manually to a large extent. In this paper we propose a new tool for the automatic insertion of fault-tolerant structures in an HDL synthesizable description of the design. With this tool, a fault-tolerant version of the design can be automatically produced according to the user specifications. The resulting fault-tolerant design is also described in an HDL and can be simulated and synthesized with commercial tools. Examples are shown to demonstrate the capabilities of this approach.

Citation:

Luis Entrena, Celia López, Emilio Olías, "Automatic Insertion of Fault-Tolerant Structures at the RT Level," ioltw, pp.0048, Seventh International On-Line Testing Workshop, 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.