loading...
Stop & Go BIST
Isle of Bendor, France July 08-July 10
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/OLT.2002.1030198Proceedings of The Eighth IEEE Intern ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ilia Polian, Albert-Ludwigs-University
Bernd Becker, Albert-Ludwigs-University
A BIST method enabling two-pattern testing at-speed without violating thermal constraints by introducing cool down periods is proposed. The application of the method is demonstrated based on a scalable BIST architecture. Applicability on IP cores is given since only a two-pattern test set is required as input.
Index Terms:
BIST, Thermal constraints, Delay testing, IP cores
Citation:
Ilia Polian, Bernd Becker, "Stop & Go BIST," ioltw, pp.147, Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.