loading...
Analysis of the Equivalences and Dominances of Transient Faults at the RT Level
Isle of Bendor, France July 08-July 10
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/OLT.2002.1030216Proceedings of The Eighth IEEE Intern ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Luis Berrojo, Alcatel Espacio
Isabel González, Alcatel Espacio
Luis Entrena, Universidad Carlos III de Madrid
Celia López, Universidad Carlos III de Madrid
Fulvio Corno, Polit?cnico di Torino
Matteo Sonza, Polit?cnico di Torino
Giovanni Squillero, Polit?cnico di Torino
This work presents a study for tackling transient faults at the RT-level and outlines the techniques devised and implemented to speed-up fault-injection campaigns, detecting the equivalences and dominancies between faults in order to collapse them. Experimental results are provided on an industrial case study, demonstrating the effectiveness of the approach.
Citation:
Luis Berrojo, Isabel González, Luis Entrena, Celia López, Fulvio Corno, Matteo Sonza, Giovanni Squillero, "Analysis of the Equivalences and Dominances of Transient Faults at the RT Level," ioltw, pp.193, Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.