loading...
A Single-Chip Supervised Partial Self-Reconfigurable Architecture for Software Defined Radio
Nice, France April 22-April 26
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IPDPS.2003.1213354International Parallel and Distribute ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Oliver Faust, Bernhard Sputh, Darran Nathan, Sana Rezgui, Andreas Weisensee, Alastair Allen, "A Single-Chip Supervised Partial Self-Reconfigurable Architecture for Software Defined Radio," Parallel and Distributed Processing Symposium, International, pp. 191a, International Parallel and Distributed Processing Symposium (IPDPS'03), 2003.
 
 
BibTex
x
 
@article{ 10.1109/IPDPS.2003.1213354,
author = {Oliver Faust and Bernhard Sputh and Darran Nathan and Sana Rezgui and Andreas Weisensee and Alastair Allen},
title = {A Single-Chip Supervised Partial Self-Reconfigurable Architecture for Software Defined Radio},
journal ={Parallel and Distributed Processing Symposium, International},
volume = {0},
year = {2003},
issn = {1530-2075},
pages = {191a},
doi = {http://doi.ieeecomputersociety.org/10.1109/IPDPS.2003.1213354},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Parallel and Distributed Processing Symposium, International
TI - A Single-Chip Supervised Partial Self-Reconfigurable Architecture for Software Defined Radio
SN - 1530-2075
SP
EP
A1 - Oliver Faust,
A1 - Bernhard Sputh,
A1 - Darran Nathan,
A1 - Sana Rezgui,
A1 - Andreas Weisensee,
A1 - Alastair Allen,
PY - 2003
KW - null
VL - 0
JA - Parallel and Distributed Processing Symposium, International
ER -
 
Oliver Faust, Ngee Ann Polytechnic
Bernhard Sputh, Ngee Ann Polytechnic
Darran Nathan, Ngee Ann Polytechnic
Sana Rezgui, Ngee Ann Polytechnic
Andreas Weisensee, Ngee Ann Polytechnic
Alastair Allen, University of Aberdeen
Software Defined Radio (SDR) technology seeks to solve the problem of multiple incompatible broadcast/telecom standards available in different locations, by having standard specific processing defined in software. This software will be downloaded and run on generic hardware, so that different broadcast/telecom standards can be supported by downloading corresponding software modules. Computing platform based SDR attempts to bridge the worlds of computing and broadcast/telecoms, by exposing the features and resources of computers to SDR and vice versa. However, such a concept results in certain architectural issues that need to be resolved. This paper describes the concept of Computing Platform based SDR, and the resulting issues & desired features of such a system. An innovative system architecture that involves the supervised partial self-reconfiguration of a single FPGA is proposed and detailed. Finally, a system test is conducted to illustrate and verify the reconfiguration operation.
Citation:
Oliver Faust, Bernhard Sputh, Darran Nathan, Sana Rezgui, Andreas Weisensee, Alastair Allen, "A Single-Chip Supervised Partial Self-Reconfigurable Architecture for Software Defined Radio," ipdps, pp.191a, International Parallel and Distributed Processing Symposium (IPDPS'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.