loading...
Towards Efficient Multi-Level Threading of H.264 Encoder on Intel Hyper-Threading Architectures
Santa Fe, New Mexico April 26-April 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IPDPS.2004.130299018th International Parallel and Distr ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Yen-Kuang Chen, Intel Corporation
Xinmin Tian, Intel Corporation
Steven Ge, Intel Corporation
Milind Girkar, Intel Corporation
Exploiting thread-level parallelism is a promising way to improve the performance of multimedia applications that are running on multithreading general-purpose processors.This paper describes the work in developing our threaded H.264 encoder. We parallelize the H.264 encoder using the OpenMP programming model, which allows us to leverage the advanced compiler technologies in the Intel C++® compiler for Intel Hyper-Threading architectures. After we present our design considerations in the parallelization process, we describe two efficient methods for multi-level data partitioning, which can improve the performance of our multithreaded H.264 encoder. Furthermore, we exploit different options in the OpenMP programming. While one implementation that uses the task queuing model is slightly slower than the other implementation, it is easier to be read than the other one. The results have shown good speedups ranging from 3.74x to 4.53x over the well-optimized sequential code performance on a system of 4 Intel Xeon™ processors with Hyper-Threading Technology.
Index Terms:
H.264 standard, Hyper-Threading Technology, thread-level parallelism, OpenMP, multimedia
Citation:
Yen-Kuang Chen, Xinmin Tian, Steven Ge, Milind Girkar, "Towards Efficient Multi-Level Threading of H.264 Encoder on Intel Hyper-Threading Architectures," ipdps, vol. 1, pp.63b, 18th International Parallel and Distributed Processing Symposium (IPDPS'04) - Papers, 2004
Usage of this product signifies your acceptance of the Terms of Use.