loading...
An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development
Santa Fe, New Mexico April 26-April 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IPDPS.2004.130311218th International Parallel and Distr ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
V. Kalenteridis, Aristotle University of Thessaloniki
H. Pournara, Aristotle University of Thessaloniki
K. Siozios, Democritus University of Thrace
K. Tatas, Democritus University of Thrace
G. Koytroympezis, Democritus University of Thrace
I. Pappas, Aristotle University of Thessaloniki
S. Nikolaidis, Aristotle University of Thessaloniki
S. Siskos, Aristotle University of Thessaloniki
D. J. Soudris, Democritus University of Thrace
A. Thanailakis, Democritus University of Thrace
A complete system for the implementation of digital logic in a fine-grain reconfigurable platform is introduced. The system is composed of two parts: The fine-grain reconfigurable hardware platform (FPGA) on which the logic is implemented and the set of CAD tools for mapping logic to the FPGA platform. The novel energy-efficient FPGA architecture was designed and simulated in STM 0.18?m CMOS technology. Concerning the tool flow, each tool can operate as a standalone program as well as part of a complete design framework, composed by existing and new tools.
Index Terms:
Low Power FPGA interconnect architecture, CLB Architecture, Graphical User Interface
Citation:
V. Kalenteridis, H. Pournara, K. Siozios, K. Tatas, G. Koytroympezis, I. Pappas, S. Nikolaidis, S. Siskos, D. J. Soudris, A. Thanailakis, "An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development," ipdps, vol. 4, pp.138a, 18th International Parallel and Distributed Processing Symposium (IPDPS'04) - Workshop 3, 2004
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions