loading...
SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery
Anchorage, Alaska May 25-May 29
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISCA.2002.100356829th Annual International Symposium o ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Daniel J. Sorin, University of Wisconsin at Madison
Milo M.K. Martin, University of Wisconsin at Madison
Mark D. Hill, University of Wisconsin at Madison
David A. Wood, University of Wisconsin at Madison
We develop an availability solution, called SafetyNet, that uses a unified, lightweight checkpoint/recovery mechanism to support multiple long-latency fault detection schemes. At an abstract level, SafetyNet logically maintains multiple, globally consistent checkpoints of the state of a shared memory multiprocessor (i.e., processors, memory, and coherence permissions), and it recovers to a pre-fault checkpoint of the system and re-executes if a fault is detected. SafetyNet efficiently coordinates checkpoints across the system in logical time and uses "logically atomic" coherence transactions to free checkpoints of transient coherence state. SafetyNet minimizes performance overhead by pipelining checkpoint validation with subsequent parallel execution.We illustrate SafetyNet avoiding system crashes due to either dropped coherence messages or the loss of an interconnection network switch (and its buffered messages). Using full-system simulation of a 16-way multiprocessor running commercial workloads, we find that SafetyNet (a) adds statistically insignificant runtime overhead in the common-case of fault-free execution, and (b) avoids a crash when tolerated faults occur.
Index Terms:
availability, shared memory, multiprocessor
Citation:
Daniel J. Sorin, Milo M.K. Martin, Mark D. Hill, David A. Wood, "SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery," isca, pp.0123, 29th Annual International Symposium on Computer Architecture (ISCA'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.