loading...
A Novel D-Latch in Multiple-Valued Semi-Floating-Gate Recharged Logic
University of Toronto, Toronto, Canada May 19-May 22
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISMVL.2004.131994334th International Symposium on Multi ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Omid Mirmotahari, University of Oslo
Yngvar Berg, University of Oslo
In this paper we present several different proposals for implementing a multiple-valued (MV) semi-floating-gate (SFG) D-latch. This paper aims to illustrate the advantages and disadvantages of each approach. Measurements from a fabricated chip at a 0.6?m CUP process is included for verifying the detailed arguments.
Citation:
Omid Mirmotahari, Yngvar Berg, "A Novel D-Latch in Multiple-Valued Semi-Floating-Gate Recharged Logic," ismvl, pp.210-213, 34th International Symposium on Multiple-Valued Logic (ISMVL'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.