loading...
Quality of Electronic Design: From Architectural Level to Test Coverage
San Jose, California March 20-March 22
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2000.838874First International Symposium on Qual ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
O.P. Dias, Escola Superior de Tecnologia/IPS
J. Semião, Escola Superior de Tecnologia/UA
M.B. Santos, Instituto Superior T?cnico/UTL
I.M. Teixeira, Instituto Superior T?cnico/UTL
J.P. Teixeira, Instituto Superior T?cnico/UTL
The purpose of this paper is to present a design methodology that complements existing methodologies by addressing the upper and the lower extremes of the design flow. The aim of the methodology is to increase design and product quality. At system level, emphasis is given to architecture generation, reconfiguration and quality assessment. Quality metrics and criteria, focused on design and test issues, are used for the purpose. At physical level, a Defect-Oriented Test (DOT) approach and test reuse is the basis of the methodology to estimate test effectiveness, or Defects Coverage. Tools, that implemented the methodology, are presented. Results are shown for a public domain PIC processor, used as a SOC embedded core.
Citation:
O.P. Dias, J. Semião, M.B. Santos, I.M. Teixeira, J.P. Teixeira, "Quality of Electronic Design: From Architectural Level to Test Coverage," isqed, pp.197, First International Symposium on Quality of Electronic Design, 2000
Usage of this product signifies your acceptance of the Terms of Use.